This is an old revision of the document!
Initial Vivado design – only Zynq + single AXI GPIO
IP Configuration tab and enable Enable Interrupt on bottomInterrupts tab, enable and unfold Fabric Interrupts;PL-PS Interrupt Port and enable IRQ_F2P[15:0]